Abstract-Designing an effective phase-locked loop (PLL) for three-phase applications is the objective of this paper. The designed PLL structure is able to provide an accurate estimation of the grid voltage frequency and the phase, even in the presence of all harmonic components of both positive and negative sequences and the dc offset in its input. In addition to offering a high disturbance rejection capability, the suggested PLL structure has a fast transient response and provides a settling time of around two cycles of the fundamental frequency. The effectiveness of the suggested PLL structure is confirmed using numerical results.
I. INTRODUCTION
A phase-locked loop (PLL) is a circuit or algorithm with three distinct parts, i.e., a phase detector, a loop filter (LF), and a voltage-controlled oscillator, that adjusts the phase of its output signal to follow the phase of its input [1] . The great benefits offered by PLLs such as their robustness and ease of implementation have made them very popular for synchronization and control purposes in grid-connected applications [2] - [5] .
To ensure a zero average steady-state phase error in the presence of frequency drifts, PLLs often employ a proportionalintegral (PI) controller as the LF [6] . The PI controller, however, has a limited capability to mitigate the disturbance components in the PLL control loop. To further improve the disturbance rejection ability of PLLs, cascading additional filters such as moving average filter (MAF) [7] , dq-frame cascaded delayed signal cancelation (DSC) operator [8] - [10] , and notch filter(s) [11] with the PI controller is sometimes recommended. These filters, however, increase the phase delay in the PLL control loop. Therefore, to ensure stability when using these filters, the PLL bandwidth should be significantly reduced, which slows down the transient response.
An effective approach to improve the PLL dynamic behavior when using these filters is to employ a hybrid type-1/type-2 PLL structure, as that proposed in [12] . In this structure, the PLL acts as a type-1 control system when the grid frequency is at its nominal value and turns to a type-2 control system under off-nominal grid frequency. This structure removes the coupling between the estimated frequency and phase under phase-angle jumps and enables the PLL to achieve a fast dynamic response and a high filtering capability.
Another approach is to use a PID controller instead of the PI controller in the PLL control loop [7] . The phase lead induced by the derivative action of the PID controller enables the designer to compensate for the phase delay caused by the in-loop filtering stage to some degree and, therefore, improve the PLL dynamic behavior and enhance its stability margin.
Based on the idea of quasi-type-1 PLL (QT1-PLL) [13] , a PLL with a fast dynamic response and a high filtering capability is developed in this paper. The suggested PLL structure is called the hybrid PLL (HPLL) as it is based on a hybrid synchronous/stationary reference frame filtering method. The effectiveness of the suggested PLL structure is confirmed through numerical results. Fig. 1 demonstrates the schematic of the standard MAF-PLL, which is a conventional synchronous reference frame PLL with two MAFs [7] . The in-loop MAF, however, as aforementioned, slows down the PLL transient response. To mitigate this problem, the PI controller can be replaced with a simple gain. Removing the integral action of the PI controller, however, makes the PLL incapable of tracking frequency drifts. To tackle this problem, the input signal of the proportional gain k p can be added to the estimated phase by the PLL, as highlighted by the colored line in Fig. 2 [13] . This act provides an additional open-loop pole at the origin and, therefore, enables the PLL to 0278-0046 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
II. QT1-PLL
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. achieve a zero average phase error in the presence of frequency drifts. This PLL structure is called the QT1-PLL [13] . The QT1-PLL provides a fast dynamic behavior (a settling time of around 1.5 cycles of the nominal frequency) and a good disturbance rejection capability when only blocking the odd-order harmonic components of the PLL input is needed. However, when blocking all harmonics and the dc offset is intended, as is the case here, its transient response may not be fast enough for grid-connected applications. To better visualize this fact, Fig. 3 shows the variations of the 2% settling time of the QT1-PLL as a function of proportional gain k p in response to a phase-angle jump. Notice that, in obtaining this plot, the MAF window length is set to T w = T (T is the grid fundamental period) as the objective is to block all harmonics and the dc offset. As shown in Fig. 3 , the minimum settling time of the QT1-PLL is around three cycles of the nominal frequency, which is obtained for k p ≈ 50.
III. SUGGESTED PLL STRUCTURE
The relatively slow transient response of the QT1-PLL (when selecting T w = T ) is due to the large phase delay introduced by the MAF in its control. Therefore, to improve its transient response, we change the MAF window length to T w = T /2. In this condition, the MAF can only block the odd-order harmonics of the PLL input and cannot effectively block the dc offset and the even-order harmonic components. To tackle this problem, we use the αβ-frame DSC (αβDSC) operator in the PLL input. The αβDSC operator is a finite-impulse response filter that can be defined in the Laplace domain as [14] , [15] 
where n is the delay factor, and it should be determined according to those components that should be removed.
The αβDSC operator in the PLL input should block the dc offset and the even-order harmonic components. Therefore, n = 2 is selected as its delay factor. Fig. 4 shows the Bode plot of the αβDSC 2 operator. It can be observed that the αβDSC 2 operator has unity gain at 50 Hz (the fundamental frequency) and provides zero gain at zero frequency and at all even-order harmonic frequencies. Incorporating the αβDSC 2 operator into the QT1-PLL structure, which results in the proposed PLL structure, is shown in Fig. 5 . We call this structure the HPLL as it uses a hybrid synchronous/stationary reference frame filtering technique.
As shown in Fig. 4 , the αβDSC 2 operator passes the fundamental frequency component with no phase shift when the grid frequency is at its nominal value; a phase shift, however, happens in the presence of frequency drifts. To compensate for this error, the frequency estimated by the PLL can be fed back to the αβDSC 2 operator to make it frequency adaptive. This feedback loop, however, makes the PLL highly nonlinear. In this condition, it is rather difficult to ensure the PLL stability under all circumstances. To avoid this problem, we compensate for this error at the PLL output [16] .
Considering ω i = ω n + Δω i as the grid frequency, where Δω i denotes the deviation of the grid frequency from nominal frequency ω n , the phase shift caused by the αβDSC 2 operator at the fundamental frequency can be obtained as
Considering that the output signal of proportional gain k p is an estimation of Δω i , this phase error can be easily compensated, as highlighted in 
A. Small-Signal Model
Fig . 6 shows the HPLL small-signal model, in which the dynamics of the αβDSC operator is modeled by its synchronous reference frame equivalent, i.e., the dq-frame DSC (dqDSC) operator. This model is very useful for analyzing the HPLL stability and tuning its parameters. The procedure of the derivation of the model is not presented here for the sake of brevity; however, its accuracy is evaluated in the following. To evaluate the accuracy of this model, a dynamic performance comparison between the actual HPLL and its model is conducted. Fig. 7 shows the results of this comparison. It can be observed that the small-signal model accurately predicts the HPLL dynamic behavior, which confirms its accuracy.
B. Parameter Design Guidelines
Proportional gain k p is the only parameter that needs to be designed, as the MAF window length and the αβDSC delay factor have been already selected. Fig. 8(a) and (b) shows the variations of the 2% settling time (in response to a phase-angle jump) and phase margin (PM) of the HPLL as a function of k p , respectively. The minimum settling time, which is less than two cycles of the nominal frequency, corresponds to k p ≈ 94. This value of k p also results in PM = 34.8
• , which is good enough to ensure the HPLL stability. Therefore, k p = 94 is selected in this paper. It should be mentioned that the gain margin (GM) of HPLL, which is −8.91 dB, is negative. This negative GM is due to an unstable open-loop pole that the phase error compensator of the αβDSC 2 operator causes. Fortunately, despite this negative GM, the HPLL is stable. 
IV. SIMULATION RESULTS
The aim of this section is to evaluate the performance of the HPLL through its digital simulation in the Matlab/Simulink environment. Throughout the simulation studies, a sampling frequency of 10 kHz and a nominal frequency of 50 Hz are considered.
For the sake of comparison, the QT1-PLL and the standard MAF-PLL are also implemented, and their performance is compared with that of the proposed PLL. The MAF-PLL control parameters are selected using the symmetrical optimum method [7] , and the QT1-PLL proportional gain k p is selected close to 50 to minimize its settling time (see Fig. 3 ). The control parameters of all PLLs are summarized in Table I . Figs. 9 and 10 show the simulation results under a +40
• phase-angle jump and a +3 Hz frequency step change, respectively. As shown, the HPLL provides the shortest settling time (its settling time is around two cycles of the nominal frequency). 0.01 p.u. This test is carried out under off-nominal grid frequencies as the disturbance rejection capability of all PLLs is excellent under the nominal frequency. As shown, the MAF-PLL provides an excellent filtering capability even in the presence of large frequency drifts. The harmonic filtering capability of the proposed HPLL and QT1-PLL, although not as good as that of the MAF-PLL, is quite acceptable, particularly when the grid frequency is close to its nominal value. Fig. 12 shows the steady-state simulation results in the presence of an exaggeratedly large dc offset (0.5 p.u.) in the phase A of the grid voltage. This test is carried out under the offnominal frequency (f = 47 Hz) as the dc offset rejection capability of all PLLs is excellent under the nominal frequency. It can be observed that the proposed HPLL gives a zero phase error, which is due to the action of the αβDSC 2 operator in its input. The dc offset rejection capability of the MAF-PLL is quite good, as shown in Fig. 12 . The QT1-PLL, however, is not able to effectively reject the dc offset.
V. CONCLUSION
In this paper, an effective PLL, which is called the HPLL, for fast synchronization under adverse grid conditions has been proposed. The suggested PLL structure has a different structure compared with standard PLLs, which enables it to achieve a high filtering capability and a fast transient response. The effectiveness of the proposed PLL structure was confirmed through numerical results. 
